

### **Deep Learning Hardware: Past, Present, and Future**

Session Chair



AT&T



### **Bill Dally** Chief Scientist **NVIDIA**



# Deep Learning Hardware: Past, Present, and Future

## CRA Snowbird Conference July 23, 2024



## Bill Dally Chief Scientist and SVP of Research, NVIDIA Corporation Adjunct Professor of CS and EE, Stanford

Q: What would Bill Dally say about deep learning hardware

**Chat GPT**: Bill Dally, a renowned computer scientist and the Chief Scientist at NVIDIA, has frequently spoken about deep learning hardware. Here are some key points he might emphasize:

**1.Specialized Hardware**: Dally often discusses the importance of specialized hardware for deep learning. He emphasizes that traditional CPUs are not well-suited for the massive parallel processing required by deep learning algorithms. Instead, GPUs (Graphics Processing Units) and other specialized processors like TPUs (Tensor Processing Units) are much more efficient.

**2.Energy Efficiency**: One of Dally's significant points is the need for energy-efficient hardware. Deep learning computations can be power-intensive, so designing hardware that maximizes performance per watt is crucial.

**3.Memory Bandwidth**: Dally would likely talk about the importance of memory bandwidth in deep learning hardware. The ability to quickly move large amounts of data between memory and processors is a critical factor in the performance of deep learning systems.

**4.Scalability**: Another key point is the scalability of hardware. Dally would emphasize the need for hardware that can scale to support larger models and datasets, which is essential for the continued advancement of deep learning.

**5.Programmability**: Dally might also highlight the importance of programmability in deep learning hardware. Having flexible and programmable hardware allows researchers and developers to experiment with new models and techniques more easily.

**6.Co-design of Hardware and Algorithms**: He often advocates for the co-design of hardware and algorithms. By designing algorithms with hardware capabilities in mind, and vice versa, significant performance gains can be achieved.

Dally's insights are grounded in his extensive experience in both academia and industry, making his perspectives highly influential in the field of deep learning hardware.







### **Gemini: Bill Dally on Deep Learning Hardware: A Focus on Efficiency and Flexibility**

**Bill Dally**, a renowned expert in computer architecture and the Chief Scientist at NVIDIA, has consistently emphasized the importance of **efficiency** and **flexibility** in deep learning hardware. Here are some key points he would likely highlight:

### **Efficiency is Paramount**

•**Maximize compute density:** Dally would stress the need for hardware that can pack as much computational power into a given area as possible. This is crucial for energy efficiency and performance.

•**Minimize data movement:** He would point out that moving data around consumes significant energy and time. Hardware should be designed to reduce data transfer overhead.

•**Leverage specialized hardware:** While general-purpose processors are versatile, specialized hardware like GPUs and TPUs offer superior performance for specific workloads like deep learning.

### **Flexibility is Essential**

•**Programmability:** Dally would advocate for hardware that can be easily programmed to handle different deep learning models and algorithms. This adaptability is crucial for staying ahead of rapidly evolving research. •**Hybrid architectures:** He would likely discuss the benefits of combining specialized hardware with general-purpose processors to create hybrid systems that offer both high performance and flexibility.

### **Specific Examples of Dally's Insights**

•**GPU architecture:** Dally has been instrumental in developing NVIDIA's GPU architecture, which has become the de facto standard for deep learning acceleration. He would emphasize the importance of parallel processing,memory bandwidth, and efficient data movement in GPU design. •**Efficient data centers:** Dally has also explored ways to optimize data center infrastructure for deep learning workloads. This includes efficient power delivery, cooling systems, and network connectivity.

**In essence, Bill Dally's perspective on deep learning hardware is centered on creating systems that deliver exceptional performance while maintaining the ability to adapt to new challenges and opportunities.**





**& DVIDIA** 

### **Beam Theory:** 3.

The maximum bending moment  $M_{max}$  for a ce

 $M_{max}$ 

### **Maximum Stress:** 4. The maximum bending stress  $\sigma_{max}$  is:

 $\sigma_{max} =$ 

where  $c=\frac{h}{2}$ .

### **Load Capacity:** 5. Set  $\sigma_{max}$  equal to the yield strength:

Solving for  $P$ :

Since 
$$
c = \frac{h}{2}
$$
:

$$
P = \frac{4 \cdot \sigma_y \cdot I}{L \cdot \frac{h}{2}} = \frac{8 \cdot \sigma_y \cdot I}{L \cdot h}
$$



$$
\frac{1}{L \cdot c}
$$

### ple Calculation:

ssume typical dimensions for a 6-inch aluminum I-beam:

- ight  $h=6$  inches
- nge width  $b=3$  inches
- nge thickness  $t_f=0.5$  inches
- b thickness  $t_w=0.25$  inches
- an  $L=10$  feet (120 inches).
- tandard tables for I-beams or calculating:
- ment of inertia  $I$  (approximate value for example): 9 in^4  $\,$
- rength of aluminum (6061-T6):
- $= 35,000$  psi
- ese values into the formula:

$$
P = \frac{8 \cdot 35,000 \cdot 9}{120 \cdot 6}
$$

$$
P = \frac{2,520,000}{720}
$$

 $P\approx 3,500\; \rm{pounds}$ 



### **CIO JOURNAL Pro Take: Going Beyond Moore's Law; Semiconductor Innovation Continues, But It Is Tougher**

'It's getting harder, but we still have good ideas,' says Bill Dally, chief scientist at semiconductor powerhouse Nvidia, known for its AI chips





### THE<sup>T</sup> English Edition ▼ Print Edition | Video | Audio | Latest Headlines | More

By Steven Rosenbush Follow

Nov. 8, 2023 7:00 am ET



 $\hat{\mathcal{O}}$  Gift unlocked article

 $\bigcap_{n=1}^{\infty}$  Listen (6 min)  $\cdot$ 











**E** DVIDIA.

**Motivation**

## **Deep Learning was Enabled by Hardware**









# 10<sup>7</sup> in 10 years!



**Some History**



### **Single-Chip Inference Performance - 1000X in 10 years**



**<u>&</u>** DVIDIA.

### Gains from

- Number Representation
	- FP32, FP16, Int8, FP4
	- (TF32, BF16)
	- $~^{\sim}16x, 32x$
- Complex Instructions
	- DP4, HMMA, IMMA
	- $\bullet$  ~12.5x
- **Process** 
	- 28nm, 16nm, 7nm, 5nm, 4nm
	- $~2.5x, 3x$
- Sparsity ~2x
- Die Size 2x
- Model efficiency has also improved overall gain > 1000x



### **Single-Chip Inference Performance - 1000X in 10 years**



## **Specialized Instructions Amortize Overhead**







\*Overhead is instruction fetch, decode, and operand fetch – 30pJ \*\*Energy numbers from 45nm process

1 PFLOPS (TF32)

1 / 2 PLFLOPS (FP16 or BF16) (dense/sparse) 2 / 4 PLFOPS (FP8 or Int8) (dense/sparse)

3.4TB/s (HBM3) 94GB 18 NVLINK ports 400Gb/s each 900GB/s total 700W

Transformer Engine Dynamic Programming Instructions

9 TOPS/W (Int8/FP8)

## **Hopper H100**





4PF Sparse FP8, 900GB/s, 700W

## **Blackwell B200**

The Two Largest Dies Possible—Unified as One GPU



10 PetaFLOPS FP8 | 20 PetaFLOPS FP4 192GB HBM3e | 8 TB/sec HBM Bandwidth | 1.8TB/s NVLink

- 2 reticle-limited dies operate as One Unified CUDA GPU
- NV-HBI 10TB/s High Bandwidth Interface
- Full performance. No compromises
- 4X Training | 30X Inference | 25X Energy Efficiency & TCO



Fast Memory 192GB HBM3e

## **3D Parallelism**

It takes 20 GPUs to hold one copy of GPT4 model parameters



**O** DVIDIA.





### **GB200 NVL72** Delivers New Unit of Compute

### 36 GRACE CPUs 72 BLACKWELL GPUs Fully Connected NVLink Switch Rack



### **GB200 NVL72**

Training 720 PFLOPs Inference 1.4 EFLOPs NVL Model Size 27T params Multi-Node All-to-All 130 TB/s Multi-Node All-Reduce 260 TB/s



Scale-up – NVLink and NVSwitch – to 256 GPUs Scale-out – IB to 10,000s of GPUs Collectives Double Effective Network Bandwidth (AllReduce)



100,000,000

(petaFLOPs) Training Compute (petaFLOPs) Training Compute

10,000,000,000





# 70,000x in 5 years









# 2.4-2.9x From Software Improvements

## GPT-J

NVIDIA H100 Tensor Co re GPU

 $\sqrt{3.1}$  $\blacksquare$  v4.0



Offline

### $2.9X$





Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them





Specials



Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them



Resource Library

### **MLPerf Training - ahead of Moore's Law**

Relative performance - Best results - Closed, available, on premises



June 12, 2024

There are really two stories packaged in the most recent MLPerf Training 4.0 results, released today. The first, of course, is the results. Nvidia (currently king of accelerated computing) wins again, sweeping all nine "events" (workflows) as it were. Its lead remains formidable. Story number two,



March 28, 2024

### NVIDIA H100 GPUs Set Standard for Generative AI in Debut MLPerf Benchmark June 28, 2023

June 28, 2023 - Leading users and industry-standard benchmarks agree: **NVIDIA H100 Tensor Core GPUs deliver the best AI performance, especially** on the large language models (LLMs) powering generative AI.

H100 GPUs set new records on all eight tests in the latest MLPerf training benchmarks released this week, excelling on a new MLPerf test for generative AI. That excellence is delivered both per-accelerator and at-scale in massive servers.





### **MLPerf Releases Latest Inference Results and New Storage Benchmark**

By John Russell

September 13, 2023

MLCommons this week issued the results of its latest MLPerf Inference (v3.1) benchmark exercise. Nvidia was again the top performing accelerator, but Intel (Xeon CPU) and Habana (Gaudi1 and 2) performed well. Google provided a peak at its new TPU (y5e) performance. MLCommons also

New MLPerf Training and HPC Benchmark Results Showcase 49X Performance Gains in 5 Years November 8, 2023

SAN FRANCISCO, Nov. 8, 2023 - Today, MLCommons announced new results from two industry-standard MLPerf benchmark suites:

• The MLPerf Training v3.1 suite, which measures the

MLPerf Inference 3.0 Highlights - Nvidia, Intel, **Qualcomm and...ChatGPT** By John Russell

April 5, 2023

Nvidia Hopper, Ampere GPUs Sweep MLPerf Benchmarks in Al Training November 9, 2022

Nov. 9, 2022 - Two months after their debut sweeping MLPerf inference benchmarks, NVIDIA H100 Tensor Core GPUs set world records across

Together, the results show H100 is the best choice for users who demand utmost performance when creating and deploying advanced AI models.

**Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where's Everybody Else?** By John Russell

April 6, 2022





# **Future Directions**

## **Future Directions**

### **Number representation**

- Log numbers
- Vector scaling (VS-Quant)
- Optimal Clipping
- Much cheaper math
- Smaller numbers

### **Sparsity**

- Activations
- Lower density (vs 2:4 in A100/H100)

### **Better tiling**

• Lower memory energy

### **Circuits**

- Memory
- Communication
- 3D memory

### **Process**

• Capacitance scaling





47%

- 
- 
- 

**Number Representation**





## Multiply **Accumulate**

### Weight Buffer

Activation Buffer

Storage Transport

Operation

![](_page_28_Picture_16.jpeg)

•Attributes:

## • Operation energy • Movement energy

- Cost
	-
	-
	- Accuracy
		- Dynamic range
		-

• Precision (error)

![](_page_29_Figure_0.jpeg)

![](_page_29_Figure_1.jpeg)

## **Symbol Representation (Codebook)**

![](_page_30_Picture_4.jpeg)

Han et al. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding, arXiv 2015

![](_page_30_Figure_0.jpeg)

![](_page_31_Picture_0.jpeg)

Count

## Weight distribution of layer 1 (PTB small)

![](_page_31_Figure_3.jpeg)

![](_page_31_Figure_4.jpeg)

![](_page_31_Picture_5.jpeg)

**Log Representation**

![](_page_32_Picture_2.jpeg)

![](_page_33_Picture_0.jpeg)

## •Dynamic Range 10<sup>5</sup> •WC Accuracy 4%

## $\bullet$  Vs Int $8 - DR$  10<sup>2</sup> •WC Accuracy 33%

 $\bullet$  Vs FP8 (E4M3) – DR 10<sup>5</sup> •WC Accuracy 6%

# $v = -1$ <sup>s</sup>  $2$ <sup>ei.ef</sup>

![](_page_34_Picture_6.jpeg)

![](_page_34_Picture_7.jpeg)

![](_page_35_Figure_1.jpeg)

Actual Value

![](_page_35_Picture_4.jpeg)

![](_page_36_Figure_1.jpeg)

Actual Value

![](_page_36_Figure_3.jpeg)

![](_page_36_Picture_4.jpeg)

### • Log Numbers

- Multiplies are cheap just an add
- Adds are hard convert to integer, add, convert back • Fractional part of log is a lookup
	- Integer part of log is a shift
- Can factor the lookup outside the summation

• Only convert back after summation (and NLF)

![](_page_37_Picture_8.jpeg)

![](_page_37_Picture_9.jpeg)

![](_page_38_Picture_4.jpeg)

![](_page_38_Picture_5.jpeg)

![](_page_38_Figure_2.jpeg)

Quotient Component(s)

![](_page_38_Figure_0.jpeg)

Patent Application US2021/0056446A1

# Optimum Clipping

![](_page_39_Picture_2.jpeg)

# **Whatever number representation you use Pick the range optimally**

![](_page_40_Picture_1.jpeg)

![](_page_41_Figure_0.jpeg)

![](_page_41_Figure_4.jpeg)

![](_page_41_Picture_5.jpeg)

$$
J = \frac{4^{-B}}{3} s^2 \int_0^s f_{|X|}(x) dx + \int_s^{\infty} (s - x)^2 dx
$$

 $E[|X| \cdot \mathbf{1}_{\{|X| > s_n\}}]$  $S_{n+1} = \frac{4^{-B}}{3} E\big[\mathbf{1}_{\{|X| < S_n\}}\big] + E\big[\mathbf{1}_{\{|X| > S_n\}}\big]$ 

![](_page_42_Figure_2.jpeg)

![](_page_42_Picture_3.jpeg)

**Vector Scaling**

## **VS-Quant**

Per-vector scaled quantization for low-precision inference

![](_page_44_Figure_0.jpeg)

[Dai et al., MLSYS 2021]

### Works with either post-training quantization or quantization-aware retraining!

![](_page_44_Picture_11.jpeg)

![](_page_45_Figure_0.jpeg)

![](_page_45_Picture_221.jpeg)

![](_page_45_Picture_4.jpeg)

**Sparsity**

## **Pruning**

![](_page_47_Picture_4.jpeg)

![](_page_47_Picture_5.jpeg)

![](_page_47_Figure_0.jpeg)

Han et al. Learning both Weights and Connections for Efficient Neural Networks, NIPS 2015

## **Structured Sparsity**

![](_page_48_Picture_4.jpeg)

![](_page_48_Picture_7.jpeg)

NVIDIA [A100 Tensor Core GPU Architecture whitepaper](https://www.nvidia.com/content/dam/en-zz/Solutions/Data-Center/nvidia-ampere-architecture-whitepaper.pdf)

![](_page_48_Figure_0.jpeg)

Mishra, Asit, et al. "Accelerating sparse deep neural networks." *arXiv preprint arXiv:2104.08378* (2021)

**Accelerators**

![](_page_50_Figure_1.jpeg)

![](_page_50_Picture_2.jpeg)

![](_page_50_Picture_3.jpeg)

![](_page_50_Figure_6.jpeg)

![](_page_50_Figure_8.jpeg)

![](_page_50_Picture_9.jpeg)

![](_page_50_Picture_10.jpeg)

![](_page_50_Figure_11.jpeg)

![](_page_50_Picture_12.jpeg)

![](_page_50_Picture_13.jpeg)

![](_page_50_Picture_15.jpeg)

## **Accelerators Employ:**

• Special **Data Types** and **Operations** •Do in 1 cycle what normally takes 10s or 100s – **10-1000x efficiency gain**

• Massive **Parallelism** – >1,000x, not 16x – with **Locality** • This gives performance, not efficiency

- Optimized **Memory**
	-

• High bandwidth (**and low energy**) for specific data structures and operations

![](_page_51_Picture_11.jpeg)

• Reduced or Amortized **Overhead** • **10,000x efficiency gain** for simple operations

• Algorithm-Architecture **Co-Design**

## **Fast Accelerators since 1985**

![](_page_52_Picture_19.jpeg)

- **Mossim Simulation Engine**: Dally, W.J. and Bryant, R.E., 1985. A hardware architecture for switch-level simulation. *IEEE Trans. CAD*, *4*(3), pp.239-250.
- **MARS Accelerator**: Agrawal, P. and Dally, W.J., 1990. A hardware logic simulation system. *IEEE Trans. CAD*, *9*(1), pp.19-29.
- **Reconfigurable Arithmetic Processor**: Fiske, S. and Dally, W.J., 1988. *The reconfigurable arithmetic processor* . ISCA 1988.
- **Imagine**: Kapasi, U.J., Rixner, S., Dally, W.J., Khailany, B., Ahn, J.H., Mattson, P. and Owens, J.D., 2003. Programmable stream processors. *Computer*, *36*(8), pp.54-62.
- **ELM**: Dally, W.J., Balfour, J., Black-Shaffer, D., Chen, J., Harting, R.C., Parikh, V., Park, J. and Sheffield, D., 2008. Efficient embedded computing. *Computer*, *41*(7).
- **EIE**: Han, S., Liu, X., Mao, H., Pu, J., Pedram, A., Horowitz, M.A. and Dally, W.J., 2016, June. EIE: efficient inference engine on compressed deep neural network, ISCA 2016
- **SCNN**:Parashar, A., Rhu, M., Mukkara, A., Puglielli, A., Venkatesan, R., Khailany, B., Emer, J., Keckler, S.W. and Dally, W.J., 2017, June. Scnn: An accelerator for compressed-sparse convolutional neural networks, ISCA 2017
- **Darwin**: Turakhia, Bejerano, and Dally, "Darwin: A Genomics Co-processor provides up to 15,000× acceleration on long read assembly", ASPLOS 2018.
- **SATiN**: Zhuo, Rucker, Wang, and Dally, "Hardware for Boolean Satisfiability Inference,"

## **Eliminating Instruction Overhead**

### **OOO CPU Instruction – 250pJ (99.99% overhead, ARM A-15)**

![](_page_53_Picture_7.jpeg)

![](_page_53_Picture_8.jpeg)

### Area is proportional to energy – all 28nm

![](_page_53_Picture_1.jpeg)

## 16b Int Add, 32fJ

Evangelos Vasilakis. 2015. *An Instruction Level Energy Characterization of Arm Processors.* Foundation of Research and Technology Hellas, Inst. of Computer Science, Tech. Rep. FORTH-ICS/TR-450 (2015)

## **Cost of Operations**

### Relative Energy Cost **Relative Area Cost** Relative Area Cost

![](_page_54_Figure_4.jpeg)

![](_page_54_Picture_155.jpeg)

![](_page_54_Figure_6.jpeg)

Energy numbers are from Mark Horowitz "Computing's Energy Problem (and what we can do about it)", ISSCC 2014 Area numbers are from synthesized result using Design Compiler under TSMC 45nm tech node. FP units used DesignWare Library.

![](_page_54_Figure_8.jpeg)

**EX DVIDIA.** 

## **The Importance of Staying Local**

![](_page_55_Figure_2.jpeg)

![](_page_55_Picture_3.jpeg)

Processing Element (PE)

![](_page_56_Figure_1.jpeg)

[Venkatesan et al., ICCAD 2019]

Configurable using synthesizable SystemC, HW generated using HLS tools

## **Magnet**

### **Energy-efficient DL Inference accelerator**  Transformers, VS-Quant INT4, TSMC 5nm

- Efficient architecture
	- Used MAGNet *[Venkatesan et al., ICCAD 2019]* to design a low-precision DL inference accelerator for Transformers
	- Multi-level dataflow to improve data reuse and energy efficiency
- Low-precision data format: VS-Quant INT4
	- Hardware-software techniques to tolerate quantization error
	- Enable low cost multiply-accumulate (MAC) operations
	- Reduce storage and data movement
- Special function units

![](_page_57_Figure_9.jpeg)

• 95.6 TOPS/W with 50%-dense 4-bit input matrices with VSQ enabled at 0.46V • 0.8% energy overhead from VSQ support with 50% dense inputs at 0.67V

- TSMC 5nm
- 1024 4-bit MACs/cycle (512 8-bit)
- $\bullet$  0.153 mm<sup>2</sup> chip
- Voltage range: 0.46V 1.05V
- Frequency range: 152 MHz 1760 MHz

![](_page_57_Picture_25.jpeg)

![](_page_57_Figure_17.jpeg)

### $431 \mu m$

## Program

## Mapping **Directives**

![](_page_58_Picture_1.jpeg)

## **Mapper & Runtime**

# GPU Pata & Task Placement

![](_page_58_Picture_7.jpeg)

![](_page_58_Picture_3.jpeg)

**Conclusion**

## **Conclusion**

- Deep Learning was enabled by hardware and its progress is limited by hardware
- 1000x in last 10 years
	- Number representation, complex ops, sparsity
- Logarithmic numbers
	- Lowest worst-case error for a given number of bits
	- Can 'factor out' hard parts of an add
- Optimum clipping
	- Minimize MSE by trading quantization noise for clipping noise
- VS-Quant
	- Separate scale factor for each small vector 16 to 64 scalars
- Accelerators Testbeds for GPU 'cores'
	- Test chip validates concepts and measures efficiency
	- 95.6 TOPS/W on BERT with negligible accuracy loss

0.00

1400.00

![](_page_60_Figure_23.jpeg)

200.00 400.00 600.00 800.00 1000.00 1200.00 Int 8 TOPS

Single-Chip Inference Performance - 317X in 8 years

![](_page_60_Picture_25.jpeg)

![](_page_60_Figure_26.jpeg)

![](_page_60_Figure_27.jpeg)

![](_page_60_Picture_29.jpeg)

![](_page_60_Picture_30.jpeg)

![](_page_61_Picture_0.jpeg)

![](_page_62_Picture_0.jpeg)

![](_page_62_Picture_1.jpeg)