

Deep Learning Hardware: Past, Present, and Future

Session Chair



AT&T



Bill Dally Chief Scientist NVIDIA



Deep Learning Hardware: Past, Present, and Future

Bill Dally Chief Scientist and SVP of Research, NVIDIA Corporation Adjunct Professor of CS and EE, Stanford

CRA Snowbird Conference July 23, 2024



Q: What would Bill Dally say about deep learning hardware

Chat GPT: Bill Dally, a renowned computer scientist and the Chief Scientist at NVIDIA, has frequently spoken about deep learning hardware. Here are some key points he might emphasize:

1.Specialized Hardware: Dally often discusses the importance of specialized hardware for deep learning. He emphasizes that traditional CPUs are not well-suited for the massive parallel processing required by deep learning algorithms. Instead, GPUs (Graphics Processing Units) and other specialized processors like TPUs (Tensor Processing Units) are much more efficient.

2.Energy Efficiency: One of Dally's significant points is the need for energy-efficient hardware. Deep learning computations can be power-intensive, so designing hardware that maximizes performance per watt is crucial.

3.Memory Bandwidth: Dally would likely talk about the importance of memory bandwidth in deep learning hardware. The ability to quickly move large amounts of data between memory and processors is a critical factor in the performance of deep learning systems.

4.Scalability: Another key point is the scalability of hardware. Dally would emphasize the need for hardware that can scale to support larger models and datasets, which is essential for the continued advancement of deep learning.

5.Programmability: Dally might also highlight the importance of programmability in deep learning hardware. Having flexible and programmable hardware allows researchers and developers to experiment with new models and techniques more easily.

6.Co-design of Hardware and Algorithms: He often advocates for the co-design of hardware and algorithms. By designing algorithms with hardware capabilities in mind, and vice versa, significant performance gains can be achieved.

Dally's insights are grounded in his extensive experience in both academia and industry, making his perspectives highly influential in the field of deep learning hardware.



📀 NVIDIA

Gemini: Bill Dally on Deep Learning Hardware: A Focus on Efficiency and Flexibility

Bill Dally, a renowned expert in computer architecture and the Chief Scientist at NVIDIA, has consistently emphasized the importance of **efficiency** and **flexibility** in deep learning hardware. Here are some key points he would likely highlight:

Efficiency is Paramount

•Maximize compute density: Dally would stress the need for hardware that can pack as much computational power into a given area as possible. This is crucial for energy efficiency and performance.

•Minimize data movement: He would point out that moving data around consumes significant energy and time. Hardware should be designed to reduce data transfer overhead.

•Leverage specialized hardware: While general-purpose processors are versatile, specialized hardware like GPUs and TPUs offer superior performance for specific workloads like deep learning.

Flexibility is Essential

•Programmability: Dally would advocate for hardware that can be easily programmed to handle different deep learning models and algorithms. This adaptability is crucial for staying ahead of rapidly evolving research. •Hybrid architectures: He would likely discuss the benefits of combining specialized hardware with general-purpose processors to create hybrid systems that offer both high performance and flexibility.

Specific Examples of Dally's Insights

•GPU architecture: Dally has been instrumental in developing NVIDIA's GPU architecture, which has become the de facto standard for deep learning acceleration. He would emphasize the importance of parallel processing, memory bandwidth, and efficient data movement in GPU design. •Efficient data centers: Dally has also explored ways to optimize data center infrastructure for deep learning workloads. This includes efficient power delivery, cooling systems, and network connectivity.

In essence, Bill Dally's perspective on deep learning hardware is centered on creating systems that deliver exceptional performance while maintaining the ability to adapt to new challenges and opportunities.





📀 NVIDIA

Beam Theory: З.

The maximum bending moment M_{max} for a ce

Maximum Stress: 4. The maximum bending stress σ_{max} is:

 $\sigma_{max} =$

where $c = \frac{h}{2}$.

5. Load Capacity: Set σ_{max} equal to the yield strength:

Solving for P:

Since
$$c = \frac{h}{2}$$
:

$$P = \frac{4 \cdot \sigma_y \cdot I}{L \cdot \frac{h}{2}} = \frac{8 \cdot \sigma_y \cdot I}{L \cdot h}$$

$_{r}$ for a center-loaded simply supported beam is:	Examp Let's as:
$M_{max} = rac{PL}{4}$: $\sigma_{max} = rac{M_{max} \cdot c}{I}$	 Heig Flar Wel Spa Using st
$\sigma_y = \frac{M_{max} \cdot c}{I}$	• Mor Yield str • σ_y • Plug the

$$P = \frac{4 \cdot \sigma_y \cdot I}{L \cdot c}$$

ple Calculation:

ssume typical dimensions for a 6-inch aluminum I-beam:

- ight h=6 inches
- nge width b=3 inches
- nge thickness $t_f = 0.5$ inches
- b thickness $t_w=0.25$ inches
- an L = 10 feet (120 inches)
- tandard tables for I-beams or calculating:
- ment of inertia I (approximate value for example): 9 in^4
- rength of aluminum (6061-T6):
- = 35,000 psi
- ese values into the formula:

$$P = \frac{8 \cdot 35,000 \cdot 9}{120 \cdot 6}$$
$$P = \frac{2,520,000}{720}$$

 $P \approx 3,500 \text{ pounds}$



CIO JOURNAL Pro Take: Going Beyond Moore's Law; Semiconductor Innovation Continues, But It Is Tougher

'It's getting harder, but we still have good ideas,' says Bill Dally, chief scientist at semiconductor powerhouse Nvidia, known for its AI chips





THE WAL English Edition Video Audio Latest Headlines More

By Steven Rosenbush Follow

Nov. 8, 2023 7:00 am ET



Gift unlocked article



Listen (6 min)











Motivation

Deep Learning was Enabled by Hardware









10⁷ in 10 years!



Some History

Single-Chip Inference Performance - 1000X in 10 years





Gains from

- Number Representation
 - FP32, FP16, Int8, FP4
 - (TF32, BF16)
 - ~16x, 32x
- Complex Instructions
 - DP4, HMMA, IMMA
 - ~12.5x
- Process
 - 28nm, 16nm, 7nm, 5nm, 4nm
 - ~2.5x, 3x
- Sparsity ~2x
- Die Size 2x
- Model efficiency has also improved overall gain > 1000x

Sing	e-C	hip	Infer



rence Performance - 1000X in 10 years



Operation HFMA HDP4A HMMA IMMA

*Overhead is instruction fetch, decode, and operand fetch – 30pJ **Energy numbers from 45nm process

Specialized Instructions Amortize Overhead

Energy**	
1.5pJ	
6.0pJ	
110pJ	
160pJ	





4PF Sparse FP8, 900GB/s, 700W

9 TOPS/W (Int8/FP8)

Transformer Engine **Dynamic Programming Instructions**

3.4TB/s (HBM3) 94GB 18 NVLINK ports 400Gb/s each 900GB/s total 700W

1 / 2 PLFLOPS (FP16 or BF16) (dense/sparse) 2 / 4 PLFOPS (FP8 or Int8) (dense/sparse)

1 PFLOPS (TF32)

Hopper H100







10 PetaFLOPS FP8 | 20 PetaFLOPS FP4 192GB HBM3e | 8 TB/sec HBM Bandwidth | 1.8TB/s NVLink

Fast Memory 192GB HBM3e

Blackwell B200

The Two Largest Dies Possible—Unified as One GPU

- 2 reticle-limited dies operate as One Unified CUDA GPU
- NV-HBI 10TB/s High Bandwidth Interface
- Full performance. No compromises
- 4X Training | 30X Inference | 25X Energy Efficiency & TCO





3D Parallelism

It takes 20 GPUs to hold one copy of GPT4 model parameters



	ñ					
ļ,	Li I			الترافير الترافير الترافير		
				en nen nen nen nen nen nen nen nen nen		
						5
		1				
		2.00 C				
					1.57/1100	
		1200 T		trati	-) 1 19 (31	
			2 414	05.0		
				Li si Li	1	
				Linki		
				Lessie .	19.1.1	
				trate		
				La La		
		a se a c	No.	LL.		
				Les Li		
			1×1+.			
			- Rest			
4	r.	***	1914	L. m		
			415	910		
			1218	31		
			[][a]			
			2151	UT		
				trati		
				Li astr	19.1	
				La segu	1 1 191 (R	
		4.46 a (La alta		
				tradr.	- 19	
				Li e Li	1.14.11	
				traitr		
		******			1. 1 8 1	
						h 324
						1.7

GB200 NVL72 Delivers New Unit of Compute

GB200 NVL72

Training Inference NVL Model Size Multi-Node All-to-All Multi-Node All-Reduce

36 GRACE CPUs 72 BLACKWELL GPUs Fully Connected NVLink Switch Rack

720 PFLOPs 1.4 EFLOPs 27T params 130 TB/s 260 TB/s





Scale-up – NVLink and NVSwitch – to 256 GPUs Scale-out – IB to 10,000s of GPUs Collectives Double Effective Network Bandwidth (AllReduce)



10,000,000,000

100,000,000

1,000,000

Training Compute (petaFLOPs)

10,000





70,000x in 5 years









2.4-2.9x From Software Improvements

GPT-J

NVIDIA H100 Tensor Co re GPU

v3.1 v4.0



Offline

Server

2.9X





Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them





Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them



Specials



Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them



Resource Library

MLPerf Training – ahead of Moore's Law

Relative performance - Best results - Closed, available, on premises



June 12, 2024

There are really two stories packaged in the most recent MLPerf Training 4.0 results, released today. The first, of course, is the results. Nvidia (currently king of accelerated computing) wins again, sweeping all nine "events" (workflows) as it were. Its lead remains formidable. Story number two,



March 28, 2024

NVIDIA H100 GPUs Set Standard for Generative AI in Debut MLPerf Benchmark

June 28, 2023 — Leading users and industry-standard benchmarks agree: NVIDIA H100 Tensor Core GPUs deliver the best AI performance, especially on the large language models (LLMs) powering generative AI.

H100 GPUs set new records on all eight tests in the latest MLPerf training benchmarks released this week, excelling on a new MLPerf test for generative Al. That excellence is delivered both per-accelerator and at-scale in massive servers.





MLPerf Releases Latest Inference Results and New Storage Benchmark

By John Russell

September 13, 2023

MLCommons this week issued the results of its latest MLPerf Inference (v3.1) benchmark exercise. Nvidia was again the top performing accelerator, but Intel (Xeon CPU) and Habana (Gaudi1 and 2) performed well. Google provided a peak at its new TPU (v5e) performance. MI Commons also

New MLPerf Training and HPC Benchmark Results Showcase 49X Performance Gains in 5 Years November 8, 2023

SAN FRANCISCO, Nov. 8, 2023 — Today, <u>MLCommons</u> announced new results from two industry-standard MLPerf benchmark suites:

 The MLPerf Training v3.1 suite, which measures the

MLPerf Inference 3.0 Highlights – Nvidia, Intel, Qualcomm and...ChatGPT By John Russell

April 5, 2023

Nvidia Hopper, Ampere GPUs Sweep MLPerf Benchmarks in Al Training

November 9, 2022

Nov. 9, 2022 — Two months after <u>their debut</u> sweeping MLPerf inference benchmarks, <u>NVIDIA H100 Tensor Core GPUs</u> set world records across enterprise AI workloads in the industry group's latest tests of AI training.

Together, the results show H100 is the best choice for users who demand utmost performance when creating and deploying advanced AI models.

Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where's Everybody Else? By John Russell

April 6, 2022





Future Directions

Number representation

- Log numbers
- Vector scaling (VS-Quant)
- Optimal Clipping
- Much cheaper math
- Smaller numbers

Sparsity

- Activations
- Lower density (vs 2:4 in A100/H100)

Better tiling

Lower memory energy

Circuits

- Memory
- Communication
- 3D memory

Process

Capacitance scaling

Future Directions

47%

- Input Buffer
- Accumulation Buffer
- Datapath + MAC



Number Representation

• Attributes:

- Cost

 - Accuracy

Weight Buffer

Activation Buffer

Storage

Transport

Operation energy Movement energy

Dynamic range Precision (error)

Multiply Accumulate

Operation

Han et al. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding, arXiv 2015

Symbol Representation (Codebook)

Count

Weight distribution of layer 1 (PTB small)

Log Representation

• Dynamic Range 10⁵ WC Accuracy 4%

• Vs Int8 – DR 10² WC Accuracy 33%

• Vs FP8 (E4M3) – DR 10⁵ WC Accuracy 6%

Log4.3

$v = -1^{s} 2^{ei.ef}$

Actual Value

Actual Value

Log Numbers

- Multiplies are cheap just an add
- Adds are hard convert to integer, add, convert back Fractional part of log is a lookup
 - Integer part of log is a shift
- Can factor the lookup outside the summation
 - Only convert back after summation (and NLF)

Patent Application US2021/0056446A1

Quotient Component(s)

Optimum Clipping

Whatever number representation you use Pick the range optimally

large q. noise

$$J = \frac{4^{-B}}{3}s^2 \int_0^s f_{|X|}(x)dx + \int_s^\infty (s-x)^2$$

 $\boldsymbol{E}[|X| \cdot \mathbf{1}_{\{|X| > s_n\}}]$ $S_{n+1} = \frac{4^{-B}}{3} E[\mathbf{1}_{\{|X| < s_n\}}] + E[\mathbf{1}_{\{|X| > s_n\}}]$

Vector Scaling

[Dai et al., MLSYS 2021]

VS-Quant

Per-vector scaled quantization for low-precision inference

Works with either post-training quantization or quantization-aware retraining!

zation	VSQ
or	Two scale factors: one per vector, one per matrix
noise	Reduced quantization noise

Sparsity

Han et al. Learning both Weights and Connections for Efficient Neural Networks, NIPS 2015

Pruning

Mishra, Asit, et al. "Accelerating sparse deep neural networks." arXiv preprint arXiv:2104.08378 (2021)

NVIDIA A100 Tensor Core GPU Architecture whitepaper

Structured Sparsity

compressed weights

Accelerators

EIE (2016)

Eyeriss (2016)

SCNN (2017)

Simba (2018)

 Special Data Types and Operations Do in 1 cycle what normally takes 10s or 100s – 10-1000x efficiency gain

 Massive Parallelism – >1,000x, not 16x – with Locality • This gives performance, not efficiency

- Optimized Memory

 Reduced or Amortized Overhead • 10,000x efficiency gain for simple operations

Algorithm-Architecture Co-Design

Accelerators Employ:

• High bandwidth (and low energy) for specific data structures and operations

- Mossim Simulation Engine: Dally, W.J. and Bryant, R.E., 1985. A hardware architecture for switch-level simulation. *IEEE Trans. CAD*, *4*(3), pp.239-250.
- MARS Accelerator: Agrawal, P. and Dally, W.J., 1990. A hardware logic simulation system. IEEE Trans. CAD, 9(1), pp.19-29.
- Reconfigurable Arithmetic Processor: Fiske, S. and Dally, W.J., 1988. The reconfigurable arithmetic processor . ISCA 1988.
- Imagine: Kapasi, U.J., Rixner, S., Dally, W.J., Khailany, B., Ahn, J.H., Mattson, P. and Owens, J.D., 2003. Programmable stream processors. *Computer*, 36(8), pp.54-62.
- ELM: Dally, W.J., Balfour, J., Black-Shaffer, D., Chen, J., Harting, R.C., Parikh, V., Park, J. and Sheffield, D., 2008. Efficient embedded computing. *Computer*, 41(7).
- EIE: Han, S., Liu, X., Mao, H., Pu, J., Pedram, A., Horowitz, M.A. and Dally, W.J., 2016, June. EIE: efficient inference engine on compressed deep neural network, ISCA 2016
- SCNN: Parashar, A., Rhu, M., Mukkara, A., Puglielli, A., Venkatesan, R., Khailany, B., Emer, J., Keckler, S.W. and Dally, W.J., 2017, June. Scnn: An accelerator for compressed-sparse convolutional neural networks, ISCA 2017
- Darwin: Turakhia, Bejerano, and Dally, "Darwin: A Genomics Co-processor provides up to 15,000× acceleration on long read assembly", ASPLOS 2018.
- SATIN: Zhuo, Rucker, Wang, and Dally, "Hardware for Boolean Satisfiability Inference,"

Fast Accelerators since 1985

Area is proportional to energy – all 28nm

Evangelos Vasilakis. 2015. An Instruction Level Energy Characterization of Research and Technology Hellas, Inst. of Computer Science, Tech. Rep. FORTH-ICS/TR-450 (2015)

Eliminating Instruction Overhead

16b Int Add, 32fJ

OOO CPU Instruction – 250pJ (99.99% overhead, ARM A-15)

Operation:	Energy (pJ
8b Add	0.03
16b Add	0.05
32b Add	0.1
16b FP Add	0.4
32b FP Add	0.9
8b Mult	0.2
32b Mult	3.1
16b FP Mult	1.1
32b FP Mult	3.7
32b SRAM Read (8KB)	5
32b DRAM Read	640

Energy numbers are from Mark Horowitz "Computing's Energy Problem (and what we can do about it)", ISSCC 2014 Area numbers are from synthesized result using Design Compiler under TSMC 45nm tech node. FP units used DesignWare Library.

1

Cost of Operations

Relative Energy Cost

100

10

Relative Area Cost

10000

1000

100

10

The Importance of Staying Local

[Venkatesan et al., ICCAD 2019]

Magnet

Configurable using synthesizable SystemC, HW generated using HLS tools

Processing Element (PE)

Energy-efficient DL Inference accelerator Transformers, VS-Quant INT4, TSMC 5nm

- Efficient architecture
 - Used MAGNet [Venkatesan et al., ICCAD 2019] to design a low-precision DL inference accelerator for Transformers
 - Multi-level dataflow to improve data reuse and energy efficiency
- Low-precision data format: VS-Quant INT4
 - Hardware-software techniques to tolerate quantization error
 - Enable low cost multiply-accumulate (MAC) operations
 - Reduce storage and data movement
- Special function units

• 95.6 TOPS/W with 50%-dense 4-bit input matrices with VSQ enabled at 0.46V • 0.8% energy overhead from VSQ support with 50%dense inputs at 0.67V

431 µm

- TSMC 5nm
- 1024 4-bit MACs/cycle (512 8-bit)
- 0.153 mm² chip
- Voltage range: 0.46V 1.05V
- Frequency range: 152 MHz 1760 MHz

Program

GPU

Efficient NoC

Mapping Directives

Mapper & Runtime

Data & Task Placement

Conclusion

- Deep Learning was enabled by hardware and its progress is limited by hardware
- 1000x in last 10 years
 - Number representation, complex ops, sparsity
- Logarithmic numbers
 - Lowest worst-case error for a given number of bits
 - Can 'factor out' hard parts of an add
- Optimum clipping
 - Minimize MSE by trading quantization noise for clipping noise
- VS-Quant
 - Separate scale factor for each small vector 16 to 64 scalars
- Accelerators Testbeds for GPU 'cores'
 - Test chip validates concepts and measures efficiency
 - 95.6 TOPS/W on BERT with negligible accuracy loss

Conclusion

1200.00 1000.00 800.00 600.00 400.00 200.00

1400.00

4/1/12

Single-Chip Inference Performance - 317X in 8 years

